DDR4 Controller Core

The Northwest Logic DDR4 controller core is designed for high memory throughput, high clock rates, and full programmability in computing and networking applications.

**Highlights**

- Maximizes bus efficiency via look-ahead command processing, bank management, auto-precharge and additive latency support
- Supports half-rate and quarter-rate clock operation
- Supports DDR4 SDRAM 3DS device configurations
- DFI compatible
- RDIMM and LRDIMM support

**Protocol Compatibility**

<table>
<thead>
<tr>
<th>Standards</th>
<th>Data Rates (Mbps)</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR4</td>
<td>1600 to 3200</td>
</tr>
</tbody>
</table>

**Deliverables**

- Core (source code)
- Testbench (source code)
- Complete documentation
- Expert technical support
- Maintenance updates

**Overview**

Northwest Logic’s DDR4 Controller Core is designed for use in applications requiring high memory throughput, high clock rates and full programmability.

The core accepts commands using a simple local interface and translates them to the command sequences required by DDR4 SDRAM devices. The core also performs all initialization, refresh and power-down functions.

Bank management modules monitor the status of each SDRAM bank. Banks are only opened or closed when necessary, minimizing access delays. Up to 32 banks can be managed at one time.

Multiple commands are queued enabling optimal bandwidth utilization for both short transfers to highly random address locations as well as longer transfers to contiguous address space. The command queue is also used to opportunistically perform look-ahead activates, precharges and auto-precharges further improving overall throughput.

The core supports all new DDR4 SDRAM features, including: 3DS device configurations, write CRC, data bus inversion (DBI), fine granularity refresh, additive latency, per-DRAM addressability, and temperature controlled refresh. Add-On Cores such as a Multi-Port Front-End and Reorder Core are available as options.
Add-On Cores

Optional Cores and Services
Add-On cores such as a Multi-Port Front-End, Reorder core, and out-of-band ECC cores are available as options. Customization and integration services are also available.

Features
- Maximizes bus efficiency via look-ahead command processing, bank management, auto-precharge and additive latency support
- Latency minimized via parameterized pipelining
- Achieves high clock rates with minimal routing constraints
- Supports half-rate and quarter-rate clock operation
- Supports DDR4 SDRAM 3DS device configurations
- Multi-mode controller support
- Full run-time configurable timing parameters and memory settings
- DFI compatible
- Full set of Add-On cores available
- RDIMM and LRDIMM support
- Minimal ASIC gate count
- Broad range of ASIC and FPGA platforms supported
- Delivered fully integrated and verified with target PHY
- Source code available
- Customization and integration services available